Notice of References Cited Application/Control No. 09/764,137 Examiner Morella I Rosales-Hanner Applicant(s)/Patent Under Reexamination OCHI ET AL. Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-6,009,249	12-1999	Weber, Larren Gene	716/5
	В	US-5,416,717	05-1995	Miyama et al.	703/14
	C	US-6,374,205	04-2002	Kuribayashi et al.	703/14
	D	US-5,867,399	02-1999	Rostoker et al.	716/18
	Е	US-6,311,309	10-2001	Southgate, Timothy J.	716/1
	F	US-			
	G	US-			
	H	US-			
	-	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R				·	
	S					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)				
	U	P.M. Maurer; "Efficient Simulation for Hierarchical and Partitioned Circuits"; VLSI Design 1999; Proc. 12th Int. Conf. 7-10 Jan 1999; Pgs 236-241 □				
	V					
	w					
	х					

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.